Semiconductor Engineering
techCenter
HW Information-Flow Tracking for Pre-Silicon Security Testing (Princeton, MIT, EPFL)translating…
Researchers at Princeton University, MIT CSAIL, and EPFL published a technical paper titled “Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing.” Abstract “Register-Transfer Level (RTL) simulation is widely used to test hardware before it is…
Keywords#Information-Flow Tracking#Pre-Silicon Security#Security Testing#EPFL#MIT